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With the rapid growth of internet access and voice/data-
centric communications, many access technologies have
been developed to meet the stringent demand of high-
speed data transmission and bridge the wide bandwidth gap
between ever-increasing high-data-rate core networks and
bandwidth-hungryend-usernetworks.Tomakeeﬃcientuti-
lization of the limited bandwidth of existing access routes
and cope with the adverse channel environment, many stan-
dards have been proposed for a variety of broadband access
systems over diﬀerent access environments (twisted pairs,
coaxial cables, optical ﬁbers, and ﬁxed or mobile wireless ac-
cess). These access environments may create diﬀerent chan-
nel impairments and dictate unique sets of signal processing
algorithms and techniques to combat speciﬁc impairments.
In the design and implementation domain of those systems,
many research issues arise.
Motivated by this design trend, the aim of this special
issue is to present state-of-the-art signal processing tech-
niques and implementation issues for broadband access sys-
tems over diﬀerent access channels. We have selected nine
high-qualitypaperscoveringthealgorithmdevelopment,de-
sign, implementation, and application aspects of current and
emerging wireline/wireless access technologies. In terms of
technical contents, the nine papers can be loosely grouped
intotheareasof(1)eﬃcientDSPalgorithmsforhigh-quality
and secure data transmissions, and (2) implementation of
DSP processing engines (e.g., FFT, FEC codec, and DSP
core) for access-transceiver designs. These designs can be
readily applied to emerging access systems such as xDSL, ca-
ble modem, FTTC, FTTH, 10G/Gigabit Ethernet, Bluetooth,
wireless LAN, broadband wireless access, digital audio/video
broadcasting, and so forth.
The ﬁrst three papers focus on advanced DSP algorithm
development. The ﬁrst paper by Lakhzouri et al. considers
the problem of line-of-sight (LOS) detection in WCDMA
for mobile positioning. Mobile phone positioning in a cellu-
lar network with accurate position information has attracted
great interest (e.g., FCC-E911 in USA and the coming E112
intheEuropeanUnion).Onemethodforlocatingthemobile
station (MS)in twodimensions requires the measurement of
LOS distance between the MS and at least three base stations.
However, in many cases, the non-LOS (NLOS) signal com-
ponents arrive with delay less than one chip at the receiver,
thus obscuring the LOS signals. In this paper, the extended
Kalman ﬁlter (EKF) is used to jointly estimate the delays
and complex channel coeﬃcients. The technique can pro-
vide an accurate decision whether LOS component is present
or not, which is suitable for WCDMA receiver designs. The
second paper by Martin et al. deals with the time-domain
equalization (TEQ) algorithm that plays a crucial role in re-
ducing intercarrier interference (ICI) and intersymbol inter-
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paper analyzes two TEQ design methods for cost-eﬀective
real-time implementation: minimum mean squared error
(MMSE) and maximum shortening SNR (MSSNR) meth-
ods, which can signiﬁcantly reduce the computational com-
plexity in performing channel shortening compared with ex-
istingTEQapproaches,withoutdegradingperformance.The
third paper by H. C. Chen et al. proposes a new signal se-
curity system and its VLSI architecture for real-time multi-
media data transmission applications. By deﬁning ﬁrst two
bit-circulation functions for one-dimensional binary array
transformations, the authors exploit a chaotic system in gen-
erating a binary sequence to control the bit-circulation func-
tions to perform the successive data transformation on the
input data. The proposed chaotic security design features
lowcomputationalcomplexityandregularoperations,which
leads to high feasibility for easy integration with commercial
multimedia storage and transmission applications.
The next six papers deal with the VLSI algorithms and
implementations of various important processing modules
in modern access systems such as FFT, FEC codec, and DSP
core. Due to the prevalence of multimode/multistandard
communication systems, it is desirable to have a conﬁg-
urable/programmable DSP processing engine for various
access systems. The ﬁrst two papers in this category are
the variable-length FFT/IFFT design by Kuo et al. and the
conﬁgurable Viterbi decoder design by Benaissa and Zhu.
In the FFT design, the authors design and implement a
variable-length FFT/IFFT processor by using the techniques
of cached-memory FFT architecture as well as the mixed-
scaling-rotation CORDIC (MSR-CORDIC) scheme for the
butterﬂy processing element. In the online reconﬁgurable
Viterbi decoder design, the authors propose an area-eﬃcient
ACS architecture, in which the constraint length and trace-
back depth can be dynamically reconﬁgured. In addition, a
scheduling program is used to systematically determine the
maximum level of pipelining (speed-up) that can be applied
to the decoder in an area-eﬃcient/foldable architecture with
in-place path-metric updating. This enables the exploration
of the trade-oﬀ of decoding speed (throughput) versus area
(number of ACS units) for a range of constraint lengths.
The next two papers discuss the advanced FEC algo-
rithms and implementations for modern communication
systems. The sixth paper by Kong and Parhi discusses the in-
terleaved convolutional code that can further randomize the
error bursts and can be used for burst-error correction. In
this paper, an area-eﬃcient high-speed Viterbi decoder ar-
chitecture is proposed to decode (n,1,mI) interleaved con-
volutional code. This paper shows that hardware complexity
reduction can be achieved with higher interleaving degree,
which leads to area-eﬃcient design for interleaved Viterbi
decoder. The next paper by Y. Chen and Parhi demon-
strates low-complexity decoding of block turbo-coded sys-
tem with antenna diversity. This work tries to reduce the de-
coding complexity of space-time block turbo-coded system
with low performance degradation. It considers two block
turbo-coded systems with antenna diversity, including the
simple serial concatenation of error-control code with space-
time block code (STBC), and the recently proposed transmit
antenna diversity scheme using FEC techniques. The over-
all decoding complexity is approximately ten times less than
that of the near-optimum block turbo decoder but with only
0.5dB loss of coding gain at the BER of 10−5 over an AWGN
channel.
The ﬁnal two papers are related to the communication
DSP core implementations for access systems. The eighth
paper, authored by Lee et al. presents new application-
speciﬁc DSP (ASDSP) instructions and hardware accelera-
tor to eﬃciently implement Reed-Solomon (RS) encoding
and decoding. The ASDSP architecture can implement var-
ious programmable primitive polynomials, and signiﬁcantly
reduce the number of clock cycles compared with existing
DSP chips. Thus, hardwired RS codecs can be replaced by
ASDS accelerators. The ﬁnal paper by Tsao et al. proposes a
low-power embedded DSP core for communication systems.
The features of the DSP core include parameterized data
path, dual MAC unit, subword MAC, and optional function-
speciﬁc blocks for accelerating communication system mod-
ulation operations. It is also a parameterized design so that
the users can select the parameters and special functional
blocks based on the characteristics of their applications, and
then generate a DSP core in a very short time-to-the-market
period.
Overall, the nine papers cover diﬀerent aspects of ad-
vanced signal processing techniques and low-complexity/
reconﬁgurable/programmable DSP implementations for
broadband access systems. We thank the authors, the review-
ers, the publisher, and the Editor-in-Chief for their tremen-
dous amount of eﬀorts to make this special issue successful.
We hope the readers will ﬁnd the results presented in this
special issue helpful in their own design and implementation
problems for communication systems.
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